Official HWBOT Partner
Official HWBOT Partner

Browse Processors

UMC

Model Clock Cores Architecture Submissions
25 MHz 1x U5S x86 (32bit CISC)
33 MHz 1x U5S x86 (32bit CISC)
33 MHz 1x U5S x86 (32bit CISC)
40 MHz 1x U5S x86 (32bit CISC)
40 MHz 1x U5S x86 (32bit CISC)